搜索资源列表
cpudesignvhd
- 内包含在VHDL环境下的CPU设计原理图和代码以及最后的仿真过程-Within the VHDL environment is included in the CPU design schematics and code, as well as the final simulation
CPU
- 用VC++模拟单周期cpu,是体系结构课程的一次作业,包括硬件设计,指令设计等,仅十几条汇编指令啦,程序还支持堆栈操作,能进行算术运算,输入运算表达式就能自动生成汇编代码,代码装载后可以调试运行,支持单步和全速运行-Using VC++ simulation of single-cycle cpu, is a one-stop course architecture, including hardware design, instruction design, only dozens of as
cpudesign
- Risc 32位CPU设计方法,由牛人主讲,可以好好学习-Risc 32 Wei CPU design methodology, from the cattle were speakers, you can learn
cpu
- 用全加器设计8位运算器逻辑电路图 2、根据逻辑电路用 VHDL编程实现 3、调试编译通过后,仿真 -this file can help you learn the design of cpu
RISCCPU
- 简单的CPU设计流程PPT,用于教学目的,可综合的verilog HDL设计。-A simple CPU design process PPT, for teaching purposes, can be integrated verilog HDL design.
CPU
- 简单的cpu设计 实现简单功能 使用vhdl语言做的-vhdl cpu design
CPUdesign
- 计算机组成原理实验多时钟周期CPU设计,包含VHDL代码的设计,实验电路图,实验详细截图。-Computer component experiments designed more CPU clock cycles, including VHDL code design, test circuit, test detailed screenshots.
risc1200
- risc cpu设计源码,全部资料 欢迎下载-risc cpu core
FPGA-cpu
- 基于FPGA的简易处理器设计2010/05/04-A simple FPGA-based processor design 2010/05/04
cpu
- 设计以及基本的CPU,至少包括四个基本单元,控制单元,内部寄存器,ALU和指令集-The purpose of this project is to design a simple CPU (Central Processing Unit). This CPU has basic instruction set, and we will utilize its instruction set to generate a very simple program to verify its perf
CPU
- 利用VHDL语言 开发设计一个小型CPU -Development and design using VHDL, a small CPU
KD-CPU
- 计算机原理课程设计给予Verilog做的课题,丰富的指令支持,LOOP,TRAP、以及子程序调用等-Principles of curriculum design to do the computer issues a rich instruction support, LOOP, TRAP, and subroutine calls, etc.
CPU_data_path_design_is_very_simple
- 居于硬件描述语言的简单CPU设计,能够实现比较简单的数据传送处理功能,虽然功能简单,但只要搞懂了其中原理,对于大的系统就能够有依葫芦画瓢的强大效果。-Living in a simple CPU hardware descr iption language design, to achieve relatively simple data transfer processing functions, although the functionality is simple, but as lon
cpu
- 16位的CPU的VHDL程序~~还有附加的生成波形,可以应用于课程设计中-16-bit CPU, VHDL ~ ~ There are additional procedures for generating waveforms, can be applied to curriculum design
danzhouqiCPU
- VHDL单周期CPU设计,基于Quartus II 开发平台-VHDL single-cycle CPU design, Quartus II development platform based on
cpu
- 8位CISC模型计算机设计,包括加减法存储输出的运算-8-bit CISC model of computer design, including the addition and subtraction operations stored output
CPU
- 多周期CPU设计,使用Verilog HDL语言编程,实现MIPS的指令系统。-CPU design with verilog hdl language.Instructions from MIPS.Something in detial is not perfect.
cpu
- 组成原理实验~简单cpu的设计~基于EDA环境下的-Composition Theory Experiment Design ~ ~ Simple cpu EDA environment based on
cpu
- 设计一个简化的处理器(字长8位),并使其与内存MEM连接,协调工作。用VHDL以RTL风格描述。该处理器当前执行的指令存放在指令寄存器IR中。处理器的指令仅算逻指令和访问内存指令)。-Design a simplified processor (8-bit word length), and connect it with the memory MEM, and coordination. Described with VHDL in RTL style. The processor is c
cpu
- 一个CPU设计的实验,设计了一个很简单的CPU-Experimental design of a CPU, designed a very simple CPU